

# Multi-Junction Structure of 2D Materials and Its Device Application

Eun Kyu Kim

*Department of Physics, Hanyang University*


<http://blog.daum.net/ryoolin2>

# Contents

- ✓ **A brief introduction; 2D materials and properties**
- ✓ **2D and TMD materials transistor technologies**
  - **Interface engineering for MoS<sub>2</sub> FET**
  - **MGr-embedded memory devices**
  - **SnS<sub>2</sub>/hBN TFT with broadband photoresponse**
  - **A new conceptual device, CARRISTOR**
- ✓ **Summary**

# Advantages of 2D materials for transistor

General formula:  $\text{MX}_2$



For example, **MoS<sub>2</sub>**

Band gap: 1.2 eV (bulk, indirect); 1.8 eV (monolayer, direct)

Carrier mobility: 10-500 cm<sup>2</sup>/Vs

Current on/off ratio: see below


Young's Modules: 200-300 Gpa

Strain limit: 23% (experiment)

- It is accessible on plastic substrate
- No dangling surface bonds
- Abundant material library

## ▪ hBN tunnel barrier


Hexagonal Boron Nitride (Side View 3-D)



- Band gap: 5 eV
- Dielectric constant: 3-4
- Breakdown strength: 8 MV/cm

hBN is a perfect substrate without pinholes, ideal for tunnel barrier construction.

## ▪ WS<sub>2</sub> Channel material




- Band gap: 1.3 eV (bulk, indirect)
- Electron affinity: 4.0-4.4 eV

It is theoretically predicted to have the lightest effective mass, a high thermal stability and a high chemical stability.


# Demonstration of various functional devices

## Graphene/MoS<sub>2</sub> optoelectronic switches




Roy *et al.* Nat. Nanotechnol. 8, 826 (2013)

## WS<sub>2</sub> vertical tunneling transistor




Georgiou *et al.* Nat. Nanotechnol. 8, 100 (2013)

## Graphene/hBN/graphene resonant tunneling transistor



Mishchenko *et al.* Nat. Nanotechnol. 9, 808 (2014)






# Floating-gate for memory cells


Various type of charge-confining layers

## Plasma induced defect traps




M. Chen et. al, ACS nano, 8, 4023-4032 (2014)

## Few-layer graphene




S. Bertolazzi et. al, ACS nano, 7, 3246-3252 (2013)

## MoS<sub>2</sub>



D. Li et. al, Adv. Funct. Mater. 25, 7360 (2015)

## Metal nanoparticles



Wang et al. Small, 11, 208-213 (2014)

- By applying plasma treatment, the charge-trapping sites can be intentionally introduced.  
→ then, the configuration of the device does not have floating-gate.
- The charge-confining layer could be graphene, MoS<sub>2</sub> itself, metallic nanoparticles and hafnium oxide etc.

# TMDs transistor technologies

## I. Interface engineering for MoS<sub>2</sub> FET



(1) Bridge channel MoS<sub>2</sub> FET, *Nanoscale* 7, 17556-17562 (2015)

(2) Graphene/MoS<sub>2</sub> heterostructured FET, *Scientific Reports* 5, 13743 (2015)

## II. MGr-embedded memory devices, *Nano Research* 9, 2319-2326 (2016)

## III. Locally gated SnS<sub>2</sub>/hBN TFT, *Scientific Reports* 8, 10585 (2018)


## IV. A new conceptual device; CARRISTOR, *Science Advances* 3, e1602726 (2017)



Tremendous opportunities for layer-by-layer stacking of electronic devices...

# I. Interface engineering for MoS<sub>2</sub> FETs


## Bridge-channel MoS<sub>2</sub> FET



**MoS<sub>2</sub>/Vacuum interface**

D. Qiu, D. U. Lee, C.-S. Park, K. S. Lee, and E. K. Kim, *Nanoscale* 7, 17556 (2015)

## Graphene/MoS<sub>2</sub> Heterostructured FET




**MoS<sub>2</sub>/metal interface**


D. Qiu and E. K. Kim, *Scientific Reports* 5, 13743 (2015)

# (1) Bridge channel MoS<sub>2</sub> FET


## ▪ Cross-section view of bridge-channel FET



channel length  $L = 3 \mu\text{m}$ , width  $W = 10 \mu\text{m}$ ,  
 $d_{\text{ox}} = 280 \text{ nm}$ , vacuum gap  $d_{\text{va}} = 40 \text{ nm}$



The configurations of common top-down device




4 layers  
MoS<sub>2</sub>




# Free standing MoS<sub>2</sub> channel


## ▪ Tilted angle SEM



## ▪ AFM topography



## ▪ Height profiles of A and B




Using the parallel-plate capacitor model the oxide capacitance per unit area is given by  $C_{OX} = \epsilon_r \epsilon_0 / d_{OX}$ , and  $\epsilon_0 = 8.854 \times 10^{-14}$  F/m,  $\epsilon_r = 3.9$ ,  $d_{OX} = 280$  nm.  $\rightarrow 1.23 \times 10^{-8}$  F/cm<sup>2</sup>  
And the vacuum capacitance is extracted to be  $C_{VA} = 1.48 \times 10^{-8}$  F/cm<sup>2</sup> by calculation with bending profile of MoS<sub>2</sub> bridge.

$\rightarrow$  Then the exact total capacitance is  $C_{TOT} = 7.92 \times 10^{-9}$  F/cm<sup>2</sup>, since oxide capacitor and vacuum capacitor are in series connection.


D. Qiu, D. U. Lee, C.-S. Park, K. S. Lee, and E. K. Kim, *Nanoscale*, 7, 17556 (2015)

# Electrical characteristics of bridge-channel MoS<sub>2</sub> devices




Optical microscope


4 layers  
MoS<sub>2</sub>



A circuit model




→ Charge trapping centers are negligible.




$I_{DS}$ - $V_{DS}$  characteristics at low-bias range → Ohmic

# Electrical characteristics



The drain voltage  $V_{DS}$  is swept from 100 to 500 mV in 100 mV steps. Typically, the transistors reveal n-type behavior with an average on/off ratio exceeding  $\sim 2 \times 10^6$  and subthreshold swing of 112.9 mV/decade.



$$\text{Ref. } SS = \ln(10)(k_B T/e)(1 + \eta), \quad \eta = (C_D + C_{IT})/C_{TOT}$$




The intrinsic effective mobility of bridge-channel MoS<sub>2</sub> is about 65 cm<sup>2</sup>/V·s under low drain bias ( $V_{DS} = 100 \text{ mV}$ ) to make FET operating at linear regime. ( $V_{th} = -3.2 \text{ V}$ ) (cf.  $\mu \sim 12.2 \text{ cm}^2/\text{Vs}$  on SiO<sub>2</sub>)

# Interface characterization

## Suspended device



## Unsuspended device



By activation transport model, the conductance

$$g_D = g_0 \exp(-E_A/k_B T)$$

$$D_{IT}(E) = (C_{OX}/e)(dE_A/dV_{BG})^{-1}$$

$$dE_F/dV_{BG} = -dE_A/dV_{BG} = 0.563e, \quad E_A \approx E_C - E_F$$

$$dE_F/dV_{BG} = eC_{TOT}/(C_{TOT}+C_{IT})$$




$$C_{IT} = e^2 D_{IT}$$

$$C_{TOT} = C_{OX}C_{VAC}/(C_{OX}+C_{VAC}) = 7.92 \times 10^{-9} \text{ F/cm}^2$$

$$D_{IT} \rightarrow 3.84 \times 10^{10} \text{ states/eVcm}^2$$



# Interface characterization



The surface trap DOS of  $D_{IT} = 3.84 \times 10^{10}$  states/eVcm<sup>2</sup> for bridge-channel FET is two orders of magnitude lower than  $1.43 \times 10^{12}$  states/eVcm<sup>2</sup> in the conventional device structure.

Effective mobile charge density is  $Q_F \approx C_{OX}(V_{BG} - V_T) \exp(-E_A/k_B T)$ .


The ratio of effective density mobile charge to total accumulated charge density  $Q_N$  at room temperature  $Q_F/Q_N$  is only about 0.13% with  $E_A = 172$  meV at  $V_{BG} = 4$  V for SiO<sub>2</sub>-supported transistors.

For bridge-channel devices, it can be roughly estimated to be 85.8% of injected charge for free with  $E_A = 3.95$  meV at  $V_{BG} = 0$  V.



# (2) Graphene/MoS<sub>2</sub> Heterostructured FET

Control of Schottky barrier at metal/MoS<sub>2</sub> contact by inserting of multi-layered graphene


## Optical microscope image



Channel  $L = 3.5 \mu\text{m}$ ,  $W = 5.2 \mu\text{m}$



3D AFM topographic image




Temp.-dependent  $I_{DS}$ - $V_{DS}$  characteristics for an Au/MoS<sub>2</sub> FET (left) and an MGr/MoS<sub>2</sub> FET (right). Temp. ranges from 330 to 370 K.

The inset shows the corresponding device configurations

→ multi-layer graphene could significantly affect the temp. dependent I-V output curves.

D. Qiu and E. K. Kim, *Scientific Reports* 5, 13743 (2015)


# Electrical transport behavior



Normalized  $I$ - $V$  transfer characteristics of a typical back-gated MGr/MoS<sub>2</sub> device at a fixed drain voltage. → current on/off ratio of  $10^6$  and transconductance  $g_M \sim 30$  nS/ $\mu$ m.

Inset:  $I_{DS}$ - $V_{DS}$  curve at a low drain bias ( $V = \pm 50$  mV). The linearity was maintained under various gate voltages.

$$(Ref. g_M = \partial I_{DS} / \partial V_{BG})$$



Output characteristics at various gate voltages

Field-effect mobility of bi-layer MoS<sub>2</sub>


$$\mu_{FE} \sim 17.9 \text{ cm}^2/\text{V}\cdot\text{s}$$

→ comparable to those of mono- or bi-layer MoS<sub>2</sub> in high- $K$  gate dielectric capping devices.

$$\mu_{FE} = g_M \left( \frac{L}{W} \right) C_{ox} V_{DS}$$


$$C_{ox} = \epsilon_r \epsilon_0 / d_{ox}$$

# Extraction of Schottky barrier height



Color map of temperature-dependent transfer characteristics at  $V_{DS}=500$  mV.


## Au/MoS<sub>2</sub> FET



Arrhenius plots of  $\ln(I_{DS}/T^2)$  vs.  $1000/T$  at various gate voltages for MoS<sub>2</sub> FET

**Thermionic equation** 
$$I_{DS} = AA^{**}T^2 \exp\left(-\frac{e\phi_{SB}}{k_B T}\right) \left[\exp\left(\frac{eV_{DS}}{k_B T}\right) - 1\right]$$

## MGr/MoS<sub>2</sub> FET




MoS<sub>2</sub> contact with gold electrode displays strong temperature dependence, but MoS<sub>2</sub> with MGr contact displays weak temperature dependence.

For MGr/MoS<sub>2</sub> devices, slope of the linear fit curve in Arrhenius plot is negative near the off-state ( $V_{BG} \sim -5$  V) and becomes more positive with the formation of a highly conductive MoS<sub>2</sub> channel at  $V_{BG} = -1.6$  V.



# Negative Schottky barrier behavior



Gate bias dependence of Schottky barrier height.


$\Phi_{SB}$ : from 300 to -45.5 meV for MGr/MoS<sub>2</sub>

cf) from 765.9 to 111.8 meV for Au/MoS<sub>2</sub>


The tunable Schottky barrier is primarily responsible for modulation of the work function of thick graphene. Despite the large number of graphene layers, ohmic contacts can be formed.

Top: Schematic band diagram for a depletion-type contact.  
Bottom: Illustration of an accumulation contact.

Depletion contact  
 $V_{BG} \ll -3.8$  V




Accumulation contact  
 $V_{BG} \gg -3.8$  V





Because  $\Phi_{MGr}$  depends on the back-gate electric field, the carrier density in the MGr shifts the Fermi level by  $\Delta E_{F,MGr} = \hbar v_F [\pi |C_{OX}/e(V_{BG} - V_T)|]^{1/2}$ , where  $v_F$  is the Fermi velocity.

# II. Structure of MGr-embedded memory devices




Schematic representation of a 2D crystal stacked memory device.

HRTEM image of WS<sub>2</sub>/hBN/MGr



Optical image of a multi-layered WS<sub>2</sub> memory transistor.

Inset: optical image of the device before metallization. The multi-layered graphene encapsulated by hBN flake had a triangular shape for electrical isolation (scale bar: 50 μm).



AFM image and Small drain voltage dependence of the current under different gate voltages


D. Qiu, E.K. Kim *et. al*, Nano Res. 9, 2319 (2016)

# Fabrication process for MGr-embedded memory device


## Transfer of multi-layered graphene




## hBN deposition




## PR spin coating



## Transfer of multi-layered WS<sub>2</sub>




## Source/Drain Metallization



D. Qiu, D.U. Lee, K.S. Lee, S.W. Pak, and E.K. Kim, *Nano Res.* 9, 2319 (2016)

# Material and structural characterizations



Cross-sectional TEM imaging and EDX mapping of van der Waals heterostructure.

(a) Cross-sectional HRTEM image,


(b) STEM micrograph of a WS<sub>2</sub>-hBN-MGr stack. Inset: low magnification TEM image of the final site-specific samples for TEM imaging.

(c) Elemental mapping for W, S, C, and N acquired from the EDX measurement.




# Electrical performance

Memory window opening up to 20 V



Erase/program ratio  $>10^3$





Electrical performance of the memory devices.

(a)  $I_{DS}-V_{CG}$  transfer characteristics of the device acquired using positive and negative voltage sweeps at  $V_{DS} = 100$  mV. The maximum control gate voltage changes from 5 to 25 V.


(b) Evolution of temporal retention characteristics after applying  $\pm 20$  V for a  $\Delta t = 3$  s pulse with an erase/program state ratio of  $4 \times 10^3$  for a  $t_R = 1,500$  s retention time. Inset: memory window as a function of maximum control gate voltages extracted from data in (a).

# Charge trapping & electrical conduction



Top: Optical image of the Ti-WS<sub>2</sub>-hBN-MGr-Ti device (the scale bar is 10 μm). The thickness of WS<sub>2</sub> and hBN were 9.4 and 21 nm, respectively.

Bottom: Schematics of the measurement setup for measuring electrical conduction in the hBN barrier. Here,  $J_B = I_B/A$ , with an active contact area  $A$ .



Energy band diagram of floating-gate memories in the program ( $V_{CG} > 0$ ) and erase operation ( $V_{CG} < 0$ ). Here,  $\phi_{BE}$  represents the tunnel barrier.

## Carrier transport mechanism through a thin hBN

### - Direct tunneling:

If the voltage drops on the hBN dielectric satisfies  $V_{BN} < \phi_{BE}$

### - Fowler-Nordheim (F-N) tunneling:


If  $V_{BN} > \phi_{BE}$ , electrons will encounter a triangular barrier

$$J_{FN} = C_1 F_{BN}^2 \exp[-(32 m_{BN}^*)^{1/2} (e \phi_{BE})^{3/2} / 3 \hbar e F_{BN}]$$

$$C_1 = e^2 / 16 \pi^2 \hbar \phi_{BE} (m_e / m_{BN}^*)$$



where,  $F_{BN}$ ,  $\hbar$ , and  $e$  are the electric field in the dielectric, Planck's constant, and the elementary charge, respectively

# Tunnel barrier extraction



- (a) The measured tunneling current density  $J_B$  as a function of the applied voltage  $V_B$  for the forward direction (positive voltage on WS<sub>2</sub>).
- (b) F–N plot of the measured current density. → the tunnel barrier of hBN from graphene was about 3.0 eV.
- (c) Temperature dependent  $I_B$ – $V_B$  data deduced from  $V_B = 2$ –4 V at a temperature range of 200–400 K.  
 → The weak temperature dependence of the  $I_B$  level indicated that the current across hBN was due to quantum tunneling in the low-bias range.

# Characteristics of programming and erasing





(a) Transient characteristics of the memory device when applying  $V_{CG,P} = +20$  V and  $V_{CG,E} = -20$  V pulses with various width of 7 ms to 5 s.

(b) Separation of relative control gate voltages in the programmed and erased states as a function of the pulse duration time. Data extracted from (a).

The corresponding plot of threshold voltage shift as a function of pulse time can be obtained also.

→ It can be found that long pulse duration results large memory window.

# Charge retention characteristics




The  $I_{DS}-V_{CG}$  transfer curves as a function of retention time at (a) programmed state and (b) erased state for  $V_{TH}$  extraction. (c) Charge-retention properties in each state after performing  $\pm 20$  V,  $\Delta t = 100$  ms pulses.


→ By linear fitting the  $V_{TH}$  for both states, it was retained  $\sim 87\%$  of the initial charge on the floating gate after 10 years. It is comparable to the performance of silicon-based poly-Si floating-gate cells.




# III. SnS<sub>2</sub>/hBN TFT with broadband photoresponse



Bottom-gated SnS<sub>2</sub>/hBN heterostructure Tr. with gate length/width of 1.5/5  $\mu\text{m}$




Optical image of hBN flake on gold gate (left), the transfer layered SnS<sub>2</sub> onto top of hBN (middle), and the defined metal leads for source/drain contact (right).



The height profile for line A and B that acquired from AFM image (inset, left) of the device. The scale bar is 5  $\mu\text{m}$ . Inset(right): 3D topography for hBN on SiO<sub>2</sub>, showing about 30 nm of thickness.

D. Qiu, S. W. Pak, and E. K. Kim, *Scientific Reports* **8**, 10585 (2018)

# Electrical transport properties of SnS<sub>2</sub> TFT



(a) Semi-log (left axis, red) and linear (right axis, blue) scale  $I_{DS}$ - $V_G$  transfer characteristics of multi-layered SnS<sub>2</sub> transistor biased at  $V_{DS}= 0.7$  V.

→ The device performed a SS as low as 585 mV/decade and on/off ratio about  $10^5$  at room-temp.

(b)  $I_{DS}$ - $V_{DS}$  output curves for various applied gate bias from -3 to 3 V.

The black circle reveals a non-linear property.


Inset: transconductance vs. bottom-gate voltage at  $V_{DS}=0.7$  V → maximum  $g_m$  peak of 0.12  $\mu$ S.

(c) The extracted activation energy as function of applied gate voltage.

Inset: I-V characteristics under small  $V_{DS}$  bias.

→ The Schottky barrier height is evaluated to be 135 meV for Ni/SnS<sub>2</sub> interface.

# Photoresponse and responsivity of SnS<sub>2</sub> transistor



(a) Semi-log  $I_{DS}$ - $V_G$  characteristics of the SnS<sub>2</sub> based transistor for dark state and 500 nm wavelength illumination at  $V_{DS}=0.1$  V. Inset: the normalized field effect mobility as a function of gate voltage. The black and red data are corresponding to dark and with illumination condition, respectively.

→ mobility enhancement appears up to 150 %.

(b) Linear scale of transfer curves for different wavelengths (ranging from 500 nm to 1000 nm) under accumulation regime.

→ The device performance exhibits an  $R_{ph}$  of 0.47–0.65 mA/W at the visible light range.

(c) Photoresponsivity and detectivity of the device as a function of wavelength at  $V_{DS}=0.1$  V.

→ A maximum  $R_{ph}$  of 0.65 mA/W and detectivity in a range of  $1.4 \times 10^6$  to  $5.1 \times 10^6$  Jones at  $V_{DS}=0.1$  V and  $V_G=7$  V.

[Jones : cmHz<sup>1/2</sup>/W]

# IV. A new conceptual device, CARRISTOR

Science Advances AAAS

Home News Journals Topics Careers

Science Science Advances Science Immunology Science Robotics Science Signaling Science Translational Medicine

SHARE RESEARCH ARTICLE | NANOMATERIALS



## Selective control of electron and hole tunneling in 2D assembly

Dongil Chu<sup>1,†</sup>, Young Hee Lee<sup>2,3</sup> and Eun Kyu Kim<sup>1,†</sup>

+ See all authors and affiliations





Science Advances 19 Apr 2017;  
Vol. 3, no. 4, e1602726  
DOI: 10.1126/sciadv.1602726



Article Figures & Data Info & Metrics eLetters PDF

D. Qiu, Y. H. Lee, and E. K. Kim, *Science Advances* **3**(4), e1602726 (2017)

## Carristor configuration



# Summary

- ◆ **We have studied an interface engineering for MoS<sub>2</sub> FET.**
  - **Bridge channel FET** with four layer MoS<sub>2</sub> was fabricated and characterized; carrier mobility of about 65.8 cm<sup>2</sup>/Vs, on/off ratio of  $\sim 2 \times 10^6$ , SS of 113 mV/decade, and ultra-low trap density of  $3.84 \times 10^{10}$  states/eVcm<sup>2</sup>
  - **Back-gate tunable Schottky barrier** in multi-layered graphene/MoS<sub>2</sub> FET was demonstrated; Schottky barrier height tunable ranges from 300 to -46 meV
- ◆ **MGr-embedded nonvolatile memories with WS<sub>2</sub> as a semiconducting channel was produced;** a memory window up to 20 V with a high current ratio around 10<sup>3</sup>, perfect charged retention at 13% charge loss after 10 years
- ◆ **We demonstrated the SnS<sub>2</sub>/hBN heterostructured transistor with a current on/off ratio of  $\sim 10^5$  and SS value of 585 mV/decade, which showed also high photo responsivity of approximately 0.65 mA/W.**
- ◆ **We suggested a new conceptual device, CARRISTOR, which is a carrier-type controllable device.**